Fast approximately timed simulation
نویسندگان
چکیده
In this paper we present a technique for fast approximately timed simulation of software within a virtual prototyping framework. Our method performs a static analysis of the program control flow graph to construct annotations of the simulated program, combined with dynamic performance information. The static analysis estimates execution time based on a target architecture model. The delays introduced by instruction fetch and data cache misses are evaluated dynamically. At the end of each block, static and dynamic information are combined with branch target prediction to compute the total execution time of the blocks. As a result, we can provide approximate performance estimates with a high simulation speed that is still usable for software developers.
منابع مشابه
Automatic Generation of Fast Timed Simulation Models for Operating Systems in Multiprocessor SoC Design
To enable fast and accurate evaluation of HW/SW implementation choices of on-chip communication, we present a method to automatically generate timed OS simulation models. The method generates the OS simulation models with the simulation environment as a virtual processor. Since the generated OS simulation models use real OS code, the presented method can mitigate the OS code equivalence problem...
متن کاملAutomatic Generation Including Fast Timed Simulation Models of Operating Systems in Multiprocessor SoC Communication Design
To enable fast and accurate evaluation of HW/SW implementation choices of on-chip communication, we present a method to automatically generate timed OS simulation models. The method generates the OS simulation models with the simulation environment as a virtual processor. Since the generated OS simulation models use real OS code, the presented method can mitigate the OS code equivalence problem...
متن کاملTimed HW-SW cosimulation using native execution of OS and application SW
In SoC design, the software becomes more and more significant to meet short time-to-market constraints as well as to exploit its reprogrammability. Since most of SoC design cycle is spent in validation, designers need to have a fast validation of SW design to achieve a real reduction in design cycle. The SW validation needs also to be accurate in terms of SW timing and in the context of the ent...
متن کاملDynamic Self-timed Logic Structures
The realization of fast datapaths in signal processing environments requires fastest logic styles with synchronous behavior. This paper presents a systematic method which efficiently combines improvements on algorithm and logic level. Thus, the design of power efficient, fast and synchronous pipelines is possible. To reduce the power consumption of dynamic logic, we show methods for single-rail...
متن کاملPerformance Evaluation of Asynchronous Circuits Using Abstract Probabilistic Timed Petri Nets with Choice
A framework for evaluating the performance of asynchronous systems is presented. Performance evaluation of the asynchronous circuits is a challenging process due to the dependencies between highly concurrent events. The utilized performance model is a Probabilistic Timed Petri-Net (PTPN) with possible choice places to capture the conditional behavior of the system. The proposed framework exploi...
متن کامل